


# Binary Code Retrofitting and Hardening Using SGX

Shuai Wang, Wenhao Wang, Qinkun Bao, Pei Wang,  
XiaoFeng Wang, and Dinghao Wu

The Pennsylvania State University, Indiana University Bloomington,  
Institute of Information Engineering



# Motivation

---

- ❑ Available in Intel Commercial CPUs
- ❑ Hardware isolated memory regions
- ❑ Protection under a strong adversary model
- ❑ A bit performance penalty (~10%)



# Motivation

---

- ❑ Available in Intel Commercial CPUs
- ❑ Hardware isolated memory regions
- ❑ Protection under a strong adversary model
- ❑ A bit performance penalty



Can binary code hardening benefit from SGX?

# Motivation

- Graphene-SGX, Haven
  - Large TCB (53 kloc for Graphene-SGX)

## Shielding applications from an untrusted cloud with Haven

Andrew Baumann   Marcus Peinado   Galen Hunt  
*Microsoft Research*

### Abstract

Today's cloud computing infrastructure relies on a high level of trust. Cloud users rely on both the hardware and the software to protect their data. Graphene-SGX is the first system to achieve shielded execution on commodity hardware. Haven leverages the Intel SGX to defend against privileged attacks such as memory probes, and protects them from a malicious hypervisor. This motivated recent changes in the SGX

We introduce the notion of shielded execution that protects the confidentiality and integrity of its data from the platform on which it runs (the operator's OS, VM and firmware). Graphene-SGX is the first system to achieve shielded execution on commodity hardware. Haven leverages the Intel SGX to defend against privileged attacks such as memory probes, and protects them from a malicious hypervisor. This motivated recent changes in the SGX

The screenshot shows the GitHub repository for 'oscarlab / graphene'. The page title is 'Introduction to Intel SGX Support' by 'chiache', last edited on Jul 20, 2016. The page content includes a section 'What is Intel SGX?' which explains that SGX (Software Guard Extension) is a new feature of the latest Intel CPUs, available in CPUs launched after October 1st, 2015. It describes how Intel SGX protects critical applications against malicious system stacks by creating hardware-encrypted memory regions called enclaves. Another section, 'Why use Graphene Library OS for Intel SGX?', discusses how Graphene Library OS provides the necessary OS features for applications to run securely within SGX enclaves. The right sidebar contains a 'Basics' section with links to 'Introduction to Graphene', 'Quick Start', 'Run Applications in Graphene', 'Manifest Syntax', 'Implemented System Calls', and 'Building Linux Kernel Support'. Below that is an 'Intel SGX Support' section with links to 'Introduction to Intel SGX Support', 'Quick Start', 'Run Applications with SGX', 'Manifest Syntax', and 'Debugging SGX Support'. At the bottom is a 'Developer's Guide' section with links to 'Debugging Graphene', 'PAL Host ABI', and 'Port Graphene PAL to Other Hosts'.

# Motivation

- ❑ Graphene-SGX, Haven
  - Large TCB (53 kloc for Graphene-SGX)
- ❑ Our solution
  - Techniques to dissect binary code into multiple components
  - Put into separated enclaves

## Shielding applications from an untrusted cloud with Haven

Andrew Baumann   Marcus Peinado   Galen Hunt  
*Microsoft Research*

### Abstract

Today's cloud computing infrastructure is a trust boundary. Cloud users rely on both the hardware and the software to protect their data. Graphene-SGX is the first system to achieve shielded execution of unmodified legacy applications, including those running on commodity OS (Windows, Linux, and macOS) hardware. Haven leverages the Intel SGX to defend against privileged attacks such as memory probes, and protects them from a malicious hypervisor. This motivated recent changes in the SGX


We introduce the notion of shielded execution that protects the confidentiality and integrity of its data from the platform on which it runs (the operator's OS, VM and firmware). Graphene-SGX is the first system to achieve shielded execution of unmodified legacy applications, including those running on commodity OS (Windows, Linux, and macOS) hardware. Haven leverages the Intel SGX to defend against privileged attacks such as memory probes, and protects them from a malicious hypervisor. This motivated recent changes in the SGX

The screenshot shows the GitHub repository page for 'oscarlab/graphene'. The repository has 22 watches, 99 stars, and 41 forks. The main content is the 'Introduction to Intel SGX Support' page, which was last edited by 'chiache' on July 20, 2016. The page includes sections for 'What is Intel SGX?' and 'Why use Graphene Library OS for Intel SGX?'. The 'What is Intel SGX?' section explains that SGX (Software Guard Extension) is a new feature of the latest Intel CPUs, available in CPUs launched after October 1st, 2015. It is designed to protect critical applications against malicious system stacks, creating a hardware-encrypted memory region (enclaves) that is isolated from the operating system and hardware. The 'Why use Graphene Library OS for Intel SGX?' section discusses the challenges of porting applications to the Intel SGX platform and how Graphene Library OS provides the necessary OS features within the enclaves, allowing developers to load native binaries directly without extensive porting efforts.

# Background on SGX


## □ Two capabilities

- change in enclave memory access semantics
- protection of the address mappings of the application




# Background on SGX

## Life cycle



# Background on SGX

## Life cycle






# Background on SGX


- ❑ Controlled enclave entry
- ❑ Separated stack
- ❑ CPU state and registers are cleared if exceptions occur inside the enclaves.

```
92  /*
93  * -----
94  * Function: enclave_entry
95  *   The entry point of the enclave.
96  *
97  * Registers:
98  *   XAX - TCS.CSSA
99  *   XBX - the address of a TCS
100 *   XCX - the address of the instruction following the EENTER
101 *   XDI - the reason of entering the enclave
102 *   XSI - the pointer to the marshalling structure
103 */
104 DECLARE_GLOBAL_FUNC enclave_entry
105 /*
106 * -----
107 * Dispatch code according to CSSA and the reason of EENTER
108 *   eax >  0 - exception handler
109 *   edi >= 0 - ecall
110 *   edi == -1 - do_init_enclave
111 *   edi == -2 - oret
112 * Registers
113 *   No need to use any register during the dipatch
114 * -----
115 */
```

# Methodology




# Methodology



Interface library: maintain routine code for **ecall** and **ocall**

# Methodology



In-place binary editing: Trampoline code

# Challenges

---

- ❑ Binary code reassembly disassembling
  - Uroboros
- ❑ How to generate enclave libraries
  - Intel SGX SDK
- ❑ Binary instrumentation to jump to the enclave entry
  - Trampoline code
- ❑ Exceptions
  - Customized exception handling inside the enclaves

# Challenges

---

- ❑ Binary code reassembly disassembling
  - Uroboros
- ❑ How to generate enclave libraries
  - Intel SGX SDK
- ❑ Binary instrumentation to jump to the enclave entry
  - Trampoline code
- ❑ Exceptions
  - Customized exception handling inside the enclaves

# Some technique details

---

## □ In-place binary editing

### ➤ Trampoline code

```
1   trampoline_foo:
2   push  %rbp
3   mov   %rsp,%rbp
4   push  $return_addr
5   push  %rax
6   mov   $sgx_interface_foo,%rax
7   xchg  %rax, (%rsp)
8   ret
9   pop   %rbp
10  ret
```

# Some technique details

---

## □ Exceptions

- Customized exception handling inside the enclaves

```
1  exception_exit:
2  mov    %gs:0x0,%rax
3  mov    %rax,%rbx
4  call  update_ocall_lastsp
5  mov    0x20(%rbx),%rdx
6  mov    0x98(%rdx),%rbp
7  mov    0x90(%rdx),%rsp
8  mov    $target_addr,%rbx
9  mov    $EEXIT,%rax
10  enclu
```



# Proof-of-concept implementation

---

- ❑ Extend Uroboros with SGX instrumentation functionalities.
  - Employ the core functionality of Uroboros to identify program relocation symbols (e.g., code pointers).
  - Use industrial standard reverse engineering tool (IDA-Pro) to recover the function type information.
- ❑ Implement the instrumentation functionality in Scala, with over 1,700 LOC.
- ❑ The proof-of-concept implementation of the exception handling mechanism adds 56 lines of C code.

# Evaluation

---

- ❑ Evaluations mainly focus on understanding the **feasibility** and **cost** of the instrumentation products.
- ❑ Two major factors would contribute to the **performance penalty** of the SGX protected code:
  - Execution slowdown of **code components inside enclaves**.
  - **Cross-enclave control flow transfers**, e.g., enclave ECALL.

# Evaluation Setup

---

- ❑ Our preliminary evaluation instruments **sensitive procedures** provided by **cryptographic libraries**.
- ❑ AES implementation in OpenSSL (version 0.9.7)
  - Write sample code to trigger the **encryption** and **decryption** functions in the library.
  - key length is set as 256.
  - AES electronic codebook (ECB) mode.

# Evaluation Setup

	Functions
<b>Evaluation One</b>	AES_decrypt, AES_encrypt, AES_ecb_encrypt, enc, dec
<b>Evaluation Two</b>	AES_decrypt, AES_encrypt

To measure the performance cost of code within enclave (**first factor**):

- **All encryption/decryption computations** are performed within one enclave.
- **Pointers** on key and data blocks are passed in through the interface.


# Evaluation Setup

	<b>Functions</b>
<b>Evaluation One</b>	AES_decrypt, AES_encrypt, AES_ecb_encrypt, enc, dec
<b>Evaluation Two</b>	AES_decrypt, AES_encrypt

To measure the impact of inter-enclave control flow transfers (**second factor**):

- Put the **block-level** encryption/decryption functions into the enclave.
- Control the number of **inter-enclave control transfers** by changing the length of the input data.

# Evaluation Results



**4× overhead over computation without SGX**

**when processing over 100k data blocks, overhead is 6.91%.**

# Evaluation Results

Case	Input Bin (KB)	Output Bin (KB)	Interface Libs (KB)	Enclaves (KB)	Output Total (KB)
Evaluation One	48	48	16	116	180
Evaluation Two	48	48	12	108	168

## We measure the size increase in terms of multiple components:

- Size of output binary is identical with the input, since we perform in-place binary instrumentation.
- Both SDK routines and our routine code introduce size increase.
- The overall size increase is within a reasonable extent.
  - **Evaluation One** has three more functions than **Evaluation Two**.

# Future works

---

## □ Limitations

- How to reliably recover the function prototype?
- How to deal with the shared variables among several isolated enclaves?
- Some instructions/operations may not be supported inside the enclaves.
- ...



Thanks!

Contact: [ww31@indiana.edu](mailto:ww31@indiana.edu)

